Sensitive charge detection has enabled qubit readout in solid-state systems. Recently, an alternative to the well-established charge detection via on-chip electrometers has emerged, based on in situ gate detectors and radio-frequency dispersive readout techniques. This approach promises to facilitate scalability by removing the need for additional device components devoted to sensing. Here, we perform gate-based dispersive readout of an accumulation-mode silicon quantum dot. We observe that the response of an accumulation-mode gate detector is significantly affected by its bias voltage, particularly if this exceeds the threshold for electron accumulation. We discuss and explain these results in light of the competing capacitive contributions to the dispersive response.
Reliable measurements of the charge state of nanoscale electronic devices may represent a key ingredient for the realization of future quantum technologies. Typically, non-invasive and sensitive charge readout is achieved by means of on-chip electrometers 1, 2 . The scope of applicability of these sensing techniques is quite broad, ranging from charge noise characterization [3] [4] [5] to cryogenic thermometry [6] [7] [8] , as well as Maxwell's demon implementations 9,10 and quantum metrology [11] [12] [13] . Arguably, one of the research fields that has more largely benefitted from advancements in charge sensing is solid-state quantum information processing [14] [15] [16] [17] [18] . Recently, an alternative approach to implement charge readout has emerged based on radio-frequency (rf) resonant circuit techniques [19] [20] [21] . Using in-situ gate electrodes embedded into LC resonators, fast and sensitive charge detection has been attained [22] [23] [24] [25] by measuring the dispersive shift of the resonator frequency when electron tunneling occurs. In addition to providing much higher bandwidth than standard electrometry, gate-based reflectometry has an enormous potential for realizing scalable quantum architectures. In fact, a number of proposals has been already put forward to exploit high frequency techniques to different extents [26] [27] [28] [29] [30] [31] . Lately, spin-based qubits have been realised in planar silicon-based accumulation-mode quantum dots 18, 32, 33 . Gate-based dispersive readout may be an appealing technique to scale these systems up.
In fact, CMOS-compatible architectures have been recently proposed 27,28 which identify routes toward large scalability of silicon-based spin qubit systems. The suggested readout protocol crucially relies on the gate-based dispersive technique discussed here. It has, therefore, become topical to understand its operational boundaries or limitations. In the specific case of accumulation-mode devices, it has been proposed that the same gate(s) used to define the qubit(s) may be used for dispersive readout 26, 27 . This would require operating the gate(s) above threshold voltage. However, one has to be aware that the gate capacitance may significantly vary upon bias voltage and, in some circumstances, its contribution may dominate over the tunneling capacitance 34 . This is a potentially detrimental situation for readout performances. We note that this issue has not been raised before, since previous accounts of dispersive readout were based on either depletion-mode devices 22 or etched nanowires [23] [24] [25] . Here, we perform gate-based dispersive readout of an accumulation-mode quantum dot (QD) fabricated on a planar silicon substrate. By adjusting the dc voltage applied to the gate detector, we observe a significant degradation in the phase response when the bias voltage exceeds the threshold for electron accumulation. We discuss these results in the context of a simple metal-oxidesemiconductor (MOS) capacitance model to explain the voltage-dependent capacitive contributions to the resonator response. The sample used for this study is a MOS field-effect transistor fabricated on a near-intrinsic natural silicon substrate. Three layers of Al/Al y O x gates are patterned with electron-beam lithography and deposited on a 8-nm-thick SiO 2 gate oxide 35, 36 . A scanning electron micrograph (SEM) image of the metal gate stack of a device similar to the one used in the experiments is shown in Fig. 1(a) . Upon application of dc voltages to individual gate electrodes one can locally accumulate a two-dimensional electron gas (2DEG) or form tunnel barriers at the Si/SiO 2 interface. We tune these voltages to create a QD approximately in the region highlighted in red in Fig. 1 (a) and represented by an isolated electron in Fig. 1(b) and (c). This is achieved by forming tunnel barriers with gates BL and BR, and electron reservoirs with gates SL, DL and IG. Note that SL and DL extend to heavily n-type doped regions acting as source (S) and drain (D) ohmics. Gate SG can be used to locally pinch off the drain reservoir when operated below threshold voltage, as we shall discuss later. The gate detector (GD) is highlighted in blue in Fig. 1(a) . It can be dc biased in a similar fashion as the other gates, and, therefore, it allows one to perform charge readout with or without a 2DEG directly formed underneath it. Figures 1(b) and (c) schematically represent these two operation modes. Gates CG and PL are kept at fixed potentials of 0.22 V and 0 V, respectively.
In order to carry out gate-based dispersive readout, gate GD is embedded in a resonant LC circuit, which is made up of a surface mount inductor (L = 220 nH) and the device's parasitic capacitance to ground (C p = 979 fF). The resonator response (resonant frequency f R = 343 MHz, quality factor Q = 30) is shown in Fig. 1(d) . The resonator is connected to a low temperature bias tee [see Fig. 1(a) ] which makes it possible to superimpose a rf signal and a dc offset. Reflectometry is performed at 340 MHz via homodyne detection of the reflected signal after two stages of amplifications (low temperature and room temperature stages). The phase response, ∆φ, relates to modifications in the system total capacitance 34 , ∆C, upon variation of the experimental parameters, and it reads ∆φ ≈ −πQ∆C/C p . This leads to dispersive detection of charge transitions in the dot whenever electron tunnelling occurs. In fact, tunnelling events generate an additional capacitance contribution, known as tunnelling capacitance 22, 23 , which reads ∆C t = α ∂<ne> ∂VGD , where α is the gate sensor's lever arm 37 (≈ 0.1 eV/V for the device studied here) and < ne > is the average charge of the quantum dot. Therefore, the larger the sensor's lever arm the better it performs in terms of readout sensitivity, which led to a sensitivity as high as 37 µe/Hz 1/2 in FinFET transistors 23 . This was mainly due to an α-factor as large as 0.9 eV/V, obtained by using high-k gate dielectrics as thin as 1.3 nm. Besides rf dispersive readout, we also detected the quantum dot charge state via standard dc current measurements. In order to do this, we apply a dc voltage bias (V SD ) to the source and record the device current at the drain with a digital multimeter after transimpedance amplification at room temperature. All the experiments are performed in a cryogen-free dilution refrigerator at a base temperature of nearly 45 mK.
The dispersive phase signal from the resonator is shown in Fig. 2(a) tions at the degenerate charge configurations of the QD. At these points, electron tunneling between the quantum dot and the electron reservoirs is cyclically driven by the oscillatory voltage applied to the resonator. Between each pair of consecutive lines, tunnelling is forbidden due to Coulomb Blockade, and, consequently, the phase response is suppressed. Interestingly, in the upper part of the plot (for V GD > 0.61 V) the phase signal shows large fluctuations that overshadow the resonant peaks. This region of poor rf readout corresponds to a deterioration in the aspect ratio of the Coulomb peaks, as we observe with the standard dc current measurements shown in Fig. 2(c) . The smearing of the peaks and the appearance of a current offset are to be attributed to either the formation of a 2DEG underneath the sensor gate or to enhanced transparency of the QD tunnel barriers. Indeed, the former would provide an additional pathway for the electrons to bypass the dot blockade, while the latter would make co-tunnelling increasingly likely due to loss of quantum confinement. To investigate whether a dc source-drain current, as a mechanism which competes with the rf-driven dotreservoir electron tunnelling, could be the origin of the large signal background, we switch the current off by setting V SG below threshold. The data are shown in Fig. 2(b) . Here, we repeat the same measurement as in panel (a) except for V SG = 0 V as opposed to V SG = 1 V. By keeping V SG below threshold, current is prevented from flowing between source and drain due to a discontinuity in the 2DEG which leads to the drain ohmic. This is confirmed by the blue trace in Fig. 2(c) . The data in panels (a) and (b) reveal a nearly identical response. This suggests that a dc electric current is not the cause of the readout degradation.
We now turn to investigate more in detail the region of limited readout in the single-lead configuration. To this end, we set V SG = 0 V and V GD = 0.7 V, and measure the phase response of the resonator as a function of V BL and V BR . We take the derivative of the raw data to reveal the extremely faint diagonal lines which indicate charge transitions in the QD [see Fig. 3 (a) ]. These features would not be well resolved in the bare phase signal because they are buried into a large background which changes as a function of the experimental parameters, as shown in Fig. 3(c) . We point out that, despite the poor contrast, this measurement at relatively high V GD indicates the presence of a properly formed QD. This is confirmed by the charging plot of Fig. 3(b) . In this case, we set V GD = 0.5 V (within the region of good readout visibility) and measure the phase response at the same operation point as in panel (a). By comparing the two stability diagrams, we observe similar slopes and separations for the charge transitions, and, therefore, conclude that the QD is not modified by the gate sensor bias point. This suggests that the poor phase response at large V GD voltage cannot be explained by loss of confinement in the QD caused by an increased transparency of the barriers. By contrast, the origin of this effect should be attributed to an additional capacitive contribution arising from the formation of a 2DEG under GD, which dominates over the tunneling capacitance at high V GD . The data reported in Fig 3(c) are consistent with this interpretation. Indeed, the signal excursion at V GD = 0.7 V is more than an order of magnitude larger than the one at V GD = 0.5 V, indicating a proportional variation of ∆C between the two operation modes. Furthermore, at lower V GD the signal shows a nearly constant offset with sharp valleys corresponding to capacitance variations ∆C t ≈ 1.5 aF due to tunnelling events. By contrast, at higher V GD the signal varies steadily over the voltage range shown as an effect of an overall maximum variation in the total resonator capacitance ∆C ≈ 60 aF. The variation of the background signal is ascribable to the fact that, once V GD is above threshold and a 2DEG is formed, the relevant MOS capacitance will depend on the voltages applied to nearby gates. In practice, the value of the additional capacitive contribution to the resonator is affected by each gate voltage in proportion to its electrostatic cross-coupling to the 2DEG. For example, in Fig. 3(c) we show the cross-capacitive contribution of gate BL. Importantly, in this scenario, small capacitive contributions due to tunneling become exceedingly difficult to be detected since they are buried in this much larger capacitive swing, as highlighted in Fig. 3(c) .
Next, we characterize the change in total capacitance of the system as a function of V GD . We do so by monitoring the resonant frequency which directly relates to the total capacitance of the circuit as
, where C = C p +C t +C MOS , and C MOS is the conventional MOS gate capacitance for GD [see inset of Fig. 4(a) ]. By assuming that C p should not change with gate voltage and neglecting the small contribution of C t , we extract the dependence of C MOS with respect to V GD from the resonant frequency shift. In Fig. 4(a) , we plot the extracted MOS capacitance as a function of V GD . For V GD < 0.6 V we observe a small monotonic increase of the MOS capacitance as a function of increasing V GD . This phenomenon can be attributed to the charging of interface traps 38 below the gate or to a cross-capacitive effect of gate GD to the neighbouring 2DEGs, such as those accumulated under SL and IG. For V GD > 0.6 V the MOS capacitance rises rapidly, as expected from typical C-V curves of MOS capacitors in weak inversion 39 . This type of behaviour is consistent with the accumulation of a 2DEG under the gate detector with a threshold voltage of ≈ 0.6 V.
Interestingly, the data in Fig 4(a) allow one to extract the change in capacitance caused by the rf signal for different V GD values. The applied rf peak-to-peak voltage amplitude to the gate is V RF = 0.02 V, hence we estimate ∆C MOS ≈ 10 aF at V GD = 0.7 V. This confirms that modifications in the MOS capacitance of the gate sensor dominate at high values of V GD , making it increasingly difficult to detect the much smaller tunnelling capacitance variations due to single-electron transitions (∆C t ≈ 1.5 aF at the Coulomb peaks). By contrast, the good visibility of the tunnelling events at V GD = 0.5 V is consistent with the fact that ∆C MOS is negligible at that operation point, as illustrated in Fig. 4(a) .
In conclusion, we have demonstrated that, when an accumulation-mode gate sensor is operated above threshold voltage, the MOS capacitance becomes dominant with respect to the tunnelling capacitance, and charge readout degrades dramatically. In figures 4(b) and (c), we suggest a way of circumventing this issue. By using a depletion gate (i.e. operated below threshold) which runs underneath all the dot gates, the accumulation of an electron layer is prevented except for the active region, where quantum dots are formed and controlled. Charge sensing can then be performed using the same gate that defines the QD via gate-based dispersive readout by embedding the gates into resonant circuits. Note that readout of every gate would not be strictly needed, as the state of each dot can be inferred via cross-correlated measurements of the nearest-neighbour sensors. To minimise the impact of the capacitance between dot and depletion gates on the dispersive response, we propose a design in which the depletion gate extends away from the active area for a distance L until it reaches the transition region between gate (thin) and field (thick) SiO 2 , of thickness t and h, respectively. Note that in the field oxide region, the formation of a 2DEG underneath the dot gates is prevented by the larger oxide thickness (h t) that results in a higher threshold voltage. We quantify the effect of the additional dot-to-depletion gate capacitance on the dispersive response by estimating the contribution to the overall parasitic capacitance for typical fabrication parameters. For dot gate widths w = 50 nm and Al y O x layer thickness of 2 nm, a phase response deterioration δ(∆φ)/∆φ of less than 1% can be attained for L <2 µm.
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